

November 2007

FSQ110

Green Mode Fairchild Power Switch (FPS™)

Features

- Internal Avalanche-Rugged 650V SenseFET
- Consumes only 0.65W at 230 V_{AC} & 0.3W Load with Burst-Mode Operation
- Precision Fixed Operating Frequency: 100kHz
- Internal Start-up Circuit and Built-in Soft-Start
- Pulse-by-Pulse Current Limiting and Auto-Restart Mode
- Over-Voltage Protection (OVP), Overload Protection (OLP), Internal Thermal Shutdown Function (TSD)
- Under-Voltage Lockout (UVLO)
- Low Operating Current: 3mA
- Adjustable Peak Current Limit

Applications

■ SMPS for STB, Low-cost DVD

Related Application Notes

- AN-4134: Design Guidelines for Off-line Forward Converters Using Fairchild Power Switch (FPS™)
- AN-4137: Design Guidelines for Off-line Flyback Converters Using Fairchild Power Switch (FPS™)
- AN-4141: Troubleshooting and Design Tips for Fairchild Power Switch (FPS™) Flyback Applications
- AN-4147: Design Guidelines for RCD Snubber of Flyback

Description

The FSQ110 consists of an integrated, current-mode, Pulse Width Modulator (PWM) and an avalanche-rugged 650V SenseFET. It is specifically designed for high-performance off-line Switch-Mode Power Supplies (SMPS) with minimal external components.

The integrated PWM controller features include: a fixed-frequency generating oscillator, Under-Voltage Lockout (UVLO) protection, Leading-Edge Blanking (LEB), an optimized gate turn-on/turn-off driver, Thermal Shutdown (TSD) protection, and temperature-compensated precision current sources for loop compensation and fault protection circuitry.

Compared to a discrete MOSFET and controller or RCC switching converter solution, the FSQ110 reduces total component count, design size, and weight while increasing efficiency, productivity, and system reliability. These devices provide a basic platform that is well suited for the design of cost-effective flyback converters.

8-DIP



Ordering Information

Product Number	Package	Marking Code	BV _{DSS}	fosc	R _{DS(ON) (MAX.)}
FSQ110	8DIP	Q110	650V	100kHz	19Ω



All package are lead free per JEDEC: J-STD-020B standard.

FPS™ is a trademark of Fairchild Semiconductor Corporation.

Application Diagram




Figure 1. Typical Flyback Application

Output Power Table⁽¹⁾

Product	230V _{AC} ±15% ⁽²⁾		85–265V _{AC}		
Floudet	Adapter ⁽³⁾	Open Frame ⁽⁴⁾	Adapter ⁽³⁾	Open Frame ⁽⁴⁾	
FSQ110	11W	17W	8W	12W	

Notes:

- 1. The maximum output power can be limited by junction temperature.
- 2. 230 $V_{\mbox{\scriptsize AC}}$ or 100/115 $V_{\mbox{\scriptsize AC}}$ with doubler.
- Typical continuous power in a non-ventilated enclosed adapter with sufficient drain pattern as a heat sink, at 50°C ambient.
- Maximum practical continuous power in an open-frame design with sufficient drain pattern as a heat sink, at 50°C ambient.

Internal Block Diagram




Figure 2. Internal Block Diagram

Pin Configuration




Figure 3. Pin Configuration (Top View)

Pin Definitions

Pin #	Name	Description		
1	GND	Ground. SenseFET source terminal on primary side and internal control ground.		
2	V _{CC}	Power Supply. Positive supply voltage input. Although connected to an auxiliary transformer winding, current is supplied from pin 5 (V_{str}) via an internal switch during start-up (see Figure 2). It is not until V_{CC} reaches the UVLO upper threshold (12V) that the internal start-up switch opens and device power is supplied via the auxiliary transformer winding.		
3	FB	Feedback. The feedback voltage pin is the non-inverting input to the PWM comparator. It has a 0.9mA current source connected internally, while a capacitor and opto-coupler are typically connected externally. A feedback voltage of 6V triggers overload protection (OLP). A time delay while charging external capacitor C_{FB} from 3V to 6V using an internal 5 μ A current source delay prevents false triggering under transient conditions, but still allows the protection mechanism to operate under true overload conditions.		
4	I _{PK}	Peak Current Limit. This pin adjusts the peak current limit of the SenseFET. The 0.9mA feedback current source is diverted to the parallel combination of an internal $2.8 \mathrm{k}\Omega$ resistor and any external resistor to GND on this pin. This determines the peak current limit. If this pin is tied to V _{CC} or left floating, the typical peak current limit is 0.7A.		
5	V _{str}	Start-up. This pin connects to the rectified AC line voltage source. At start-up, the internal switch supplies internal bias and charges an external storage capacitor placed between the V_{CC} pin and ground. Once the V_{CC} reaches 12V, the internal switch is opened.		
6	D	SenseFET Drain. High-voltage power SenseFET drain connection.		
7	D	SenseFET Drain. High-voltage power SenseFET drain connection.		
8	D	SenseFET Drain. High-voltage power SenseFET drain connection.		

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. $T_A = 25$ °C, unless otherwise specified.

Symbol	Characteristic	Value	Unit
V _{DRAIN}	Drain Pin Voltage	650	V
V _{STR}	Vstr Pin Voltage	650	V
I _{DM}	Drain Current Pulsed ⁽⁵⁾	1.5	А
E _{AS}	Single Pulsed Avalanche Energy ⁽⁶⁾	10	mJ
V _{CC}	Supply Voltage	20	V
V_{FB}	Feedback Voltage Range	-0.3 to V _{CC}	V
P _D	Total Power Dissipation	1.40	W
T _J	Operating Junction Temperature	Internally limited	°C
T _A	Operating Ambient Temperature	-25 to +85	°C
T _{STG}	Storage Temperature	-55 to +150	°C

Notes

- 5. Repetitive rating: Pulse width is limited by maximum junction temperature.
- 6. L = 24mH, starting $T_J = 25$ °C.

Thermal Impedance

 $T_A = 25$ °C, unless otherwise specified. All items are tested with the standards JESD 51-2 and 51-10 (DIP).

Symbol	Parameter	Value	Unit
θ_{JA}	Junction-to-Ambient Thermal Resistance ⁽⁷⁾	88.84	°C/W
$\theta_{\sf JC}$	Junction-to-Case Thermal Resistance ⁽⁸⁾	13.94	°C/W

Notes:

- 7. Free standing with no heatsink; without copper clad.
 - (Measurement Condition Just before junction temperature T_J enters into OTP.)
- 8. Measured on the DRAIN pin close to plastic interface.

Electrical Characteristics

 $T_A = 25$ °C unless otherwise specified.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit	
SenseFET	Section ⁽¹⁰⁾			•		•	
less	Zero-Gate-Voltage Drain Current	$V_{DS} = Max$. Rating $V_{GS} = 0V$			25	μА	
I _{DSS}	Zero-Gate-voltage Brain Gurrent	$V_{DS} = 0.8$ Max. Rating $V_{GS} = 0V$, $T_C = 125$ °C			200	μΑ	
R _{DS(ON)}	Drain-Source On-State Resistance ⁽¹¹⁾	$V_{GS} = 10V, I_D = 0.5A$		14	19	Ω	
C _{ISS}	Input Capacitance	., ., ., .,		162			
C _{OSS}	Output Capacitance	$V_{GS} = 0V, V_{DS} = 25V,$ f = 1MHz		18		pF	
C _{RSS}	Reverse Transfer Capacitance	- 1 - 1101112		3.8			
t _{d(on)}	Turn-On Delay Time			9.5			
t _r	Rise Time), 005), I 44		19		ns	
t _{d(off)}	Turn-Off Delay Time	$V_{DS} = 325V, I_{D} = 1A$		33			
t _f	Fall Time			42			
Control Se	ection					ı	
fosc	Switching Frequency		92	100	108	KHz	
Δf_{OSC}	Switching Frequency Variation ⁽¹⁰⁾	$-25^{\circ}C \le T_A \le 85^{\circ}C$		±5	±10	%	
D _{MAX}	Maximum Duty Cycle	Measured at 0.1 x V _{DS}	55	60	65	%	
V _{START}	10/10 Ti 1 11/4 Is	V _{FB} = GND	11	12	13	V	
V _{STOP}	UVLO Threshold Voltage	V _{FB} = GND	7	8	9		
I _{FB}	Feedback Source Current	V _{FB} = GND	0.7	0.9	1.1	mA	
t _{S/S}	Internal Soft-Start Time ⁽¹⁰⁾	V _{FB} = 4V		10		ms	
Burst-Mod	le Section				•		
V _{BURH}			0.5	0.6	0.7	V	
V_{BURL}	Burst-Mode Voltage	T _J = 25°C	0.3	0.4	0.5	V	
V _{BUR(HYS)}			100	200	300	mV	
Protection	Section						
I _{LIM}	Peak Current Limit	di/dt = 170mA/μs	0.60	0.70	0.80	Α	
t _{CLD}	Current Limit Delay Time ⁽¹⁰⁾			600		ns	
T _{SD}	Thermal Shutdown Temperature ⁽¹⁰⁾		125	140		°C	
V_{SD}	Shutdown Feedback Voltage		5.5	6.0	6.5	V	
V _{OVP}	Over-Voltage Protection		18	19	20	V	
I _{DELAY}	Shutdown Delay Current	V _{FB} = 4V	3.5	5.0	6.5	μΑ	
t _{LEB}	Leading-Edge Blanking Time ⁽¹⁰⁾		200			ns	
Total Devi	ce Section	•					
I _{OP}	Operating Supply Current (control part only)	V _{CC} = 14V	1	3	5	mA	
I _{CH}	Start-Up Charging Current	V _{CC} = 0V	0.70	0.85	1.00	mA	
V _{STR}	V _{str} Supply Voltage	V _{CC} = 0V		24	1	V	

Notes:

- 10. These parameters, although guaranteed, are not 100% tested in production.
- 11. Pulse test: Pulse width $\leq 300 \mu s$, duty $\leq 2\%$.
- 12. The ESD level of an existing product can be applied to FSQ110 because it has same ESD protection circuit.

Typical Performance Characteristics (Control Part)

These characteristic graphs are normalized at T_A = 25°C.




Figure 4. Operating Frequency (f_{OSC}) vs. T_A




Figure 5. Over-Voltage Protection (V_{OVP}) vs. T_A




Figure 6. Maximum Duty Cycle (D_{MAX}) vs. T_A




Figure 7. Operating Supply Current (I_{OP}) vs. T_A




Figure 8. Start Threshold Voltage (V_{START}) vs. T_A





Figure 9. Stop Threshold Voltage (V_{STOP}) vs. T_A

Typical Performance Characteristics (Continued)

These characteristic graphs are normalized at T_A = 25°C.



1.2 1.0 0.8 0.6 0.4 0.2 0.0 -25 0 25 50 75 100 125 150 Temperature [°C]

Figure 10. Feedback Source Current (IFB) vs. TA

Figure 11. Start-Up Charging Current (I_{CH}) vs. T_A




Figure 12. Peak Current Limit (I_{LIM}) vs. T_A

Functional Description

1. Startup: In previous generations of Fairchild Power Switches (FPS TM), the Vstr pin required an external resistor to the DC input voltage line. In this generation, the startup resistor is replaced by an internal high-voltage current source and a switch that shuts off 10ms after the supply voltage, V_{CC} , goes above 12V. The source turns back on if V_{CC} drops below 8V.




Figure 13. High-Voltage Current Source

2. Feedback Control: The FSQ110 employs current-mode control as shown in Figure 14. An opto-coupler (such as the H11A817A) and shunt regulator (such as the KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the R_{sense} resistor of SenseFET, plus an offset voltage, makes it possible to control the switching duty cycle. When the shunt regulator reference pin voltage exceeds the internal reference voltage of 2.5V, the opto-coupler LED current increases, the feedback voltage V_{FB} is pulled down and thereby reduces the duty cycle. This typically happens when the input voltage increases or the output load decreases.




Figure 14. Pulse Width Modulation Circuit

3. Leading-Edge Blanking (LEB): When the internal SenseFET is turned on, the primary-side capacitance and secondary-side rectifier diode reverse recovery typically cause a high-current spike through the SenseFET. Excessive voltage across the R_{sense} resistor leads to incorrect feedback operation in the current-mode PWM control. To counter this effect, the FPS employs a Leading-Edge Blanking (LEB) circuit. This circuit inhibits the PWM comparator for a short time (t_{LFB}) after the SenseFET is turned on.

- 4. Protection Circuits: The FPS has several protective functions, such as Overload Protection (OLP), Over-Voltage Protection (OVP), Under-Voltage Lockout (UVLO), and Thermal Shutdown (TSD). Because these protection circuits are fully integrated in the IC without external components, reliability is improved without increasing cost. Once a fault condition occurs, switching is terminated and the SenseFET remains off. This causes V_{CC} to fall. When V_{CC} reaches the UVLO stop voltage, V_{STOP} (typically 8V), the protection is reset and the internal high-voltage current source charges the V_{CC} capacitor via the Vstr pin. When V_{CC} reaches the UVLO start voltage, V_{START} (typically 12V), the FPS resumes normal operation. In this manner, the auto-restart can alternately enable and disable the switching of the power SenseFET until the fault condition is eliminated.
- 4.1 Overload Protection (OLP): Overload is defined as the load current exceeding a pre-set level due to an unexpected event. In this situation, the protection circuit should be activated to protect the SMPS. However, even when the SMPS is operating normally, the OLP circuit can be activated during the load transition. To avoid this undesired operation, the OLP circuit is designed to be activated after a specified time to determine whether it is a transient situation or a true overload situation. In conjunction with the IPK current limit pin (if used), the current mode feedback path limits the current in the SenseFET when the maximum PWM duty cycle is attained. If the output consumes more than this maximum power, the output voltage (VO) decreases below nominal voltage. This reduces the current through the opto-coupler LED, which also reduces the optocoupler transistor current, increasing the feedback voltage (VFB). If VFB exceeds 3V, the feedback input diode is blocked and the $5\mu A$ current source (I_{DELAY}) starts to slowly charge CFB up to VCC. In this condition, V_{FB} increases until it reaches 6V, when the switching operation is terminated, as shown in Figure 15. The shutdown delay time is the time required to charge CFB from 3V to 6V with 5µA current source.




Figure 15. Overload Protection (OLP)

- **4.2 Thermal Shutdown (TSD):** The SenseFET and the control IC are integrated, making it easier for the control IC to detect the temperature of the SenseFET. When the temperature exceeds approximately 140°C, thermal shutdown is activated.
- 4.3 Over-Voltage Protection (OVP): In the event of a malfunction in the secondary-side feedback circuit or an open-feedback loop caused by a soldering defect, the current through the opto-coupler transistor becomes almost zero (see Figure 14). V_{FB} climbs up in a similar manner to the overload situation, forcing the preset maximum current to be supplied to the SMPS until the overload protection is activated. Because excess energy is provided to the output, the output voltage may exceed the rated voltage before the overload protection is activated, resulting in the breakdown of the devices in the secondary side. To prevent this situation, an Over-Voltage Protection (OVP) circuit is employed. In general, V_{CC} is proportional to the output voltage and the FPS uses V_{CC} instead of directly monitoring the output voltage. If V_{CC} exceeds 19V, the OVP circuit is activated, resulting in termination of the switching operation. To avoid undesired activation of OVP during normal operation, V_{CC} should be designed to be below 19V.
- **5. Soft-Start:** The FPS has an internal soft-start circuit that slowly increases the SenseFET current after start-up, as shown in Figure 16. The typical soft-start time is 10ms, where progressive increments of the SenseFET current are allowed during the start-up phase. The pulse width to the power switching device is progressively increased to establish the correct working conditions for transformers, inductors, and capacitors. The voltage on the output capacitors is progressively increased to smoothly establish the required output voltage. This also helps prevent transformer saturation and reduces the stress on the secondary diode during startup.




Figure 16. Soft-Start Function

6. Burst Operation: To minimize power dissipation in standby mode, the FPS enters burst-mode operation. Feedback voltage decreases as the load decreases, as shown in Figure 17, and the device automatically enters

burst-mode when the feedback voltage drops below V_{BURH} (typically 600mV). Switching continues until the feedback voltage drops below V_{BURL} (typically 400mV). At this point, switching stops and the output voltage starts to drop at a rate dependent on the standby current load. This causes the feedback voltage to rise. Once it passes V_{BURH} , switching resumes. The feedback voltage then falls and the process is repeated. Burst-mode operation alternately enables and disables switching of the SenseFET and reduces switching loss in standby mode.




Figure 17. Burst Operation Function

7. Adjusting Peak Current Limit: As shown in Figure 18, a combined $2.8k\Omega$ internal resistance is connected to the non-inverting lead on the PWM comparator. An external resistance of Rx on the current limit pin forms a parallel resistance with the $2.8k\Omega$ when the internal diodes are biased by the main current source of 900μ A.




Figure 18. Peak Current Limit Adjustment

For example, FSQ110 has a typical SenseFET peak current limit (I_{LIM}) of 0.7A. I_{LIM} can be adjusted to 0.6A by inserting Rx between the I_{PK} pin and the ground. The value of the Rx is estimated by the following equation:

$$0.7A: 0.6A = 2.8k\Omega : Xk\Omega,$$
 (1)
 $X = Rx \parallel 2.8k\Omega$

where X is the resistance of the parallel network.

Application Information

Methods of Reducing Audible Noise

Switching-mode power converters have electronic and magnetic components, which generate audible noise when the operating frequency is in the range of 20~20,000Hz. Even though they operate above 20KHz, they can make noise, depending on the load condition. The following sections discuss methods to reduce noise.

Glue or Varnish

The most common method of reducing noise involves using glue or varnish to tighten magnetic components. The motion of core, bobbin, and coil and the chattering or magnetostriction of core can cause the transformer to produce audible noise. The use of rigid glue and varnish helps reduce the transformer noise. Glue or varnish can also can crack the core because sudden changes in the ambient temperature cause the core and the glue to expand or shrink in a different ratio.

Ceramic Capacitor

Using a film capacitor instead of a ceramic capacitor as a snubber capacitor is another noise-reduction solution. Some dielectric materials show a piezoelectric effect, depending on the electric field intensity. A snubber capacitor becomes one of the most significant sources of audible noise. Another possibility is to use a Zener clamp circuit instead of an RCD snubber for higher efficiency as well as lower audible noise.

Adjusting Sound Frequency

Moving the fundamental frequency of noise out of the 2~4kHz range is a third method. Generally, humans are more sensitive to noise in the range of 2~4kHz. When the fundamental frequency of noise is located in this range, the noise sounds louder although the noise intensity level is identical (see Figure 19).

When the FPS acts in burst mode and the burst operation is suspected to be a source of noise, this method may be helpful. If the frequency of burst mode operation lies in the range of $2\sim4kHz$, adjusting the feedback loop can shift the burst operation frequency. To reduce the burst operation frequency, increase a feedback gain capacitor (C_F) , opto-coupler supply resistor (R_D) , and feedback capacitor (C_B) ; and decrease a feedback gain resistor (R_F) , as shown in Figure 20.




Figure 19. Equal Loudness Curves




Figure 20. Typical Feedback Network of FPS

Reference Materials

AN-4134: Design Guidelines for Off-line Forward Converters Using Fairchild Power Switch (FPSTM)

AN-4137: Design Guidelines for Off-line Flyback
Converters Using Fairchild Power Switch (FPS™)


AN-4140: Transformer Design Consideration for Off-line Flyback Converters using Fairchild Power Switch (FPS™)


AN-4141: Troubleshooting and Design Tips for Fairchild Power Switch (FPS™) Flyback Applications


AN-4147: Design Guidelines for RCD Snubber of Flyback

AN-4148: Audible Noise Reduction Techniques for FPS Applications

Package Dimensions







NOTES: UNLESS OTHERWISE SPECIFIED

- A) THIS PACKAGE CONFORMS TO JEDEC MS-001 VARIATION BA
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D) DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994
- E) DRAWING FILENAME AND REVSION: MKT-N08FREV2.

Figure 21. 8-Lead Dual In-Line Package (DIP)





TRADEMARKS

The following are registered and unregistered trademarks and service marks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEX®
Build it Now™
CorePLUS™
CROSSVOLT™
CTL™
Current Transfer Lo

Current Transfer Logic™ EcoSPARK®

Fairchild[®]
Fairchild Semiconductor[®]
FACT Quiet Series™
FACT[®]

FACT®
FAST®
FastvCore™
FPS™
FRFET®

Global Power Resources

Green FPS™

Green FPS™e-Series™ GTO™

i-Lo™ IntelliMAX™ ISOPLANAR™ MegaBuck™

MICROCOUPLER™
MicroFET™
MicroPak™
MillerDrive™
Motion-SPM™
OPTOLOGIC®
OPTOPLANAR®

PDP-SPM™ Power220® Power247[®] POWEREDGE[®] Power-SPM™ PowerTrench[®]

Programmable Active Droop™

QFET® QS™

QT Optoelectronics™ Quiet Series™ RapidConfigure™ SMART START™ SPM®

SPM[™] STEALTH™ SuperFET™

SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SyncFET™

The Power Franchise®

Franchise
TinyBoost™
TinyBoost™
TinyBoost™
TinyLogic®
TINYOPTO™
TinyPower™
TinyPower™
TinyPower™
UniFeT™
UHC®
UniFET™

VCX™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification Product Status		Definition		
		This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary First Production		This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
No Identification Needed Full Production		This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improvesign.		
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.		

Rev. I31